

## CLAIMS

- 1 1. A error detection system for a clock signal comprising:  
2 a first counter that receives and counts the clock signal,  
3 a phase-locked loop circuit that receives the clock signal and outputs a second  
4 clock signal,  
5 a second counter that receives and counts the second clock signal, and  
6 a comparator that receives and compares the outputs of the first and the second  
7 counters, and  
8 an error output from the comparator that is true when the counts of the first and  
9 the second counters are unequal.
- 1 2. The error detection system as defined in claim 1 further comprising and second  
2 output from the comparator that indicates which counter contains a higher count.
- 1 3. The error detection system as defined in claim 1 further comprising means for re-  
2 setting the counters synchronized to the successful capture of the clock signal by the  
3 PLL.
- 1 4. The error detection system as defined in claim 1 further comprising:  
2 a sender that sends data and the clock signal, the clock signal defined as a for-  
3 warding source synchronous clock signal,  
4 a receiver latch that accepts and latches the data therein with the forwarding  
5 clock.
- 1 5. A method for detecting clock signal errors comprising the steps of:  
2 a first counting of the first clock signals,  
3 providing a second clock signal with a frequency that is locked to the average fre-  
4 quency of the first clock signal,  
5 a second counting of the second clock signals,  
6 detecting a difference between the first and the second countings, and

7           signaling an error therewith.

1   6.   The method as defined in claim 5 further comprising the step of: signalling which  
2   counting is higher.

1   7.   The methods as defined in claim 5 further comprising the step of synchronizing  
2   the two countings.

1   8.   The method as defined in claim 5 further comprising the steps of:  
2       sending data and the clock signal, wherein the clock signal is a forwarding source  
3       synchronous clock signal,  
4       receiving the data, and  
5       latching the data with the forwarding clock signal.

FILED "00544560"